This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

MAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

FORMATION METHOD

THINFFILM FORMATION METHOD

Patent Number:

JP6291048

Publication date:

1994-10-18

Inventor(s):

KIRIMURA HIROYA; others: 01

Applicant(s):

NISSIN ELECTRIC CO LTD

Requested Patent:

JP6291048

Application Number: JP19920200220 19920702

Priority Number(s):

IPC Classification:

H01L21/205; C23C16/50

EC Classification:

EC Classification:

Equivalents:

JP2646941B2

Abstract

PURPOSE: To suppress the generation of particles and to promote crystallization of a film even in a low-temperature film formation by a plasma CVD method.

CONSTITUTION: A modulated high-frequency power for interrupting a source high-frequency signal is supplied between a discharge electrode 8 and a holder/ electrode 6 from a highfrequency power supply 14a. Also, an intermittent negative bias voltage is applied to the holder/electrode 6 in synchronization with the interruption of the high-frequency power from a bias power supply 24.

(19)日本国特許庁(JP)

(12) 公開特許公報(A)

(11)特許出顧公開番号

特開平6-291048

(43)公開日 平成6年(1994)10月18日

(51) Int.Cl.⁵

識別記号

庁内整理番号

FΙ

技術表示箇所

H01L 21/205 C23C 16/50

8116-4K

審査請求 有 請求項の数2 FD (全 4 頁)

(21)出願番号

特願平4-200220

(22)出願日

平成4年(1992)7月2日

(71)出願人 000003942

日新電機株式会社

京都府京都市右京区梅津高畝町47番地

(72)発明者 桐村 浩哉

京都府京都市右京区梅津高畝町47番地 日

新電機株式会社内

(72)発明者 桑原 創

京都府京都市右京区梅津高畝町47番地 日

新電機株式会社内


(74)代理人 弁理士 山本 惠二

(54) 【発明の名称】 薄膜形成方法

(57)【要約】

【目的】 プラズマCVD法によるものであって、パーティクルの発生を抑制し、かつ低温成膜においても膜の結晶化を促進させることができる薄膜形成方法を提供する。

【構成】 放電電極8とホルダ兼電極6との間に、高周 波電源14aから、元となる高周波信号に対してそれを 断続させる変調をかけた高周波電力を供給する。かつ、 ホルダ兼電極6に、パイアス電源24から、上記高周波 電力の断続に同期して断続する負のパイアス電圧を印加 する。



【特許請求の範囲】

【請求項1】 基体を保持するホルダ兼電極とこれに対 向する放電電極との間の髙周波放電によってプラズマを 発生させるプラズマCVD法によって基体の表面に薄膜 を形成する薄膜形成方法において、前記放電電極とホル ダ兼電極との間に、元となる高周波信号に対してそれを 断続させる変調をかけた高周波電力を供給すると共に、 前記ホルダ兼電極に、当該高周波電力の断続に同期して 断続する負のパイアス電圧を印加することを特徴とする 薄膜形成方法。

【請求項2】 前記高周波電力の変調の周波数が100 Hz~1KHzの範囲内、デューティー比が10~90 %の範囲内にあり、前記パイアス電圧のオン期間が前記 高周波電力のオン期間内にあり、かつ前記高周波電力の オン時点から前記パイアス電圧のオン時点までの遅延時 間が前記高周波電力のオン期間の10~90%の範囲内 にある請求項1記載の薄膜形成方法。

【発明の詳細な説明】

[0001]

プラズマCVD法によって、基体の表面に例えばシリコ ン膜等の薄膜を形成する薄膜形成方法に関する。

[0002]

【従来の技術】図3は、従来のプラズマCVD装置の一 例を示す概略図である。この装置は、いわゆる平行平板 型(別名、容量結合型)のものであり、図示しない真空 排気装置によって真空排気される真空容器4内に、成膜 しようとする基体(例えば基板)2を保持するホルダ兼 電極6と放電電極8とを対向させて収納している。ホル ダ兼電極6上の基体2は例えばヒータ10によって加熱 30 される。

【0003】ホルダ兼電極6は接地されており、放電電 極8にはマッチングボックス12を介して高周波電源1 4が接続されており、この高周波電源14から両電極 6、8間に高周波電力が供給される。この高周波電力 は、従来は連続した正弦波であり、その周波数は通常は 13. 56MH2である。

【0004】このような装置において、真空容器4を真 空排気すると共にそこに所要の原料ガス(例えばシラン (SiH₄) ガスと水素 (H₂) ガスとの混合ガス) を導 40 入し、かつ電極6、8間に高周波電源14から高周波電 力を供給すると、両電極6、8間で高周波放電が生じて 原料ガス16がプラズマ化され(18はそのプラズマを 示す)、これによって基体2の表面に薄膜(例えばシリ コン薄膜)が形成される。

[0005]

【発明が解決しようとする課題】ところが、上記のよう な従来の成膜方法には、次のような問題がある。

【0006】① 電極6、8間には単なる高周波電力を 供給するだけであるから、プラズマ18の状態、取り分 50 って、例えば図2に示すように、元となる高周波信号に

けその中のラジカル(活性種)の制御ができず、従っ て、CVD法で問題となる、不要なラジカルの生成に伴 うパーティクル(粉塵)の発生を抑制することができな

2

【0007】② プラズマ18中の負帯電粒子が集まっ てそれがパーティクルとして基体2に付着するのを抑制 することができない。

【0008】③ 低温成膜においては、基体2の表面に 形成される膜の結晶化を起こすためのエネルギーが膜に 10 十分に与えられないので、膜の結晶化が期待できない。 結晶化膜を得るためには、成膜後、高温アニール、レー ザーアニール等の熱処理が必要になり、そのぶん工程が 増える。

【0009】そこでこの発明は、プラズマCVD法によ るものであって、パーティクルの発生を抑制し、かつ低 温成膜においても膜の結晶化を促進させることができる **薄膜形成方法を提供することを主たる目的とする。**

[0010]

[0011]

【課題を解決するための手段】上記目的を達成するた 【産業上の利用分野】この発明は、高周波放電を用いた 20 め、この発明の薄膜形成方法は、前記放電電極とホルダ 兼電極との間に、元となる髙周波信号に対してそれを断 続させる変調をかけた高周波電力を供給すると共に、前 記ホルダ兼電極に、当該高周波電力の断続に同期して断 続する負のパイアス電圧を印加することを特徴とする。

> 【作用】プラズマ中には、良質な膜を形成するのに寄与 するラジカルと、膜形成に不必要でパーティクルの原因 となるラジカルとが混在する。一般的に、前者は寿命が 比較的長く、後者は寿命が比較的短い。そこで上記のよ うに、断続変調をかけた高周波電力を用いることによ り、良質な膜形成に寄与するラジカルの優先生成および 不必要なラジカルの抑制が可能になり、これによってパー ーティクルの発生を抑制することができる。

> 【0012】また、ホルダ兼電極に上記のように負のバ イアス電圧を印加することにより、基体の表面近傍にで きるシース領域内のイオンがパイアス電圧によって加速 されて基体表面に衝突するので、そのエネルギーによっ て、低温成膜においても、膜の結晶化を促進させること ができる。

[0013]

【実施例】図1は、この発明の実施に用いたプラズマC VD装置の一例を示す概略図である。図3の従来例と同 一または相当する部分には同一符号を付し、以下におい ては当該従来例との相違点を主に説明する。

【0014】この実施例においては、従来の高周波電源 14の代わりに、任意の波形の高周波信号を発生させる ことができる高周波信号発生器20と、それからの高周 波信号を電力増幅する高周波パワーアンプ22とで構成 された高周波電源14aを用いている。そしてこれによ 対してそれを周期Tで断続させる変調をかけた高周波電 力を、前述した放電電極8とホルダ兼電極6との間に供 給するようにしている。

3

【0015】この元となる高周波信号は、例えば従来例 と同様に13.56MHzの正弦波信号であるが、これ に限定されるものではない。

【0016】更に、ホルダ兼電極6とアース間にパイア ス電源24を挿入して、これによってホルダ兼電極6 に、例えば図2に示すように、上記高周波電力の断続に 同期して断続する負のパイアス電圧を印加するようにし 10 ている。このパイアス電圧のオン期間は高周波電力のオ ン期間 t1 内にあり、パイアス電圧は高周波電力のオフ と同時にオフする。

【0017】この負のパイアス電圧の大きさは、例えば 10V~1KVの範囲内にする。

【0018】原料ガス16に例えばSiHィ+He の混合 ガスを用いた場合、プラズマ18中には、良質なシリコ ン膜を形成するのに寄与する比較的寿命の長いSiH3ラ ジカルと、膜形成に不必要でパーティクルの原因となる 比較的寿命の短いSiH2ラジカル、SiHラジカルとが 20 ん工程を簡略化することができる。 混在する。そこで上記のような断続変調をかけた高周波 電力を用いると、高周波電力のオン期間 t : (図2参 照)中に発生したラジカルの内、比較的寿命の長いSi H₃ラジカルはオフ期間t₂中も持続するが、比較的寿 命の短いSiH2ラジカル、SiHラジカルはオフ期間 t 2 になると短時間に消滅する。これにより、良質な膜形 成に寄与するラジカルの優先生成および不必要なラジカ ルの抑制が可能になり、パーティクルの発生を抑制する ことができる。

バイアス電圧を印加することにより、基体2の表面近傍 にできるシース領域内のイオン(例えばHe イオン)が バイアス電圧によって加速されて基体2の表面に衝突す るので、即ちイオン照射のような作用をするので、この イオンのエネルギーによって、低温成膜においても、基 体2の表面の膜の結晶化を促進させることができる。

【0020】まとめると、上記のような高周波電力とバ イアス電圧とを用いることにより、次のようなA、B、 Cの3領域が形成される。これは図2中のA、B、Cに

【0021】A領域:不要ラジカル成分が抑制された良 質ラジカルのみによる成膜領域

B領域: 負パイアス電圧によるイオン照射、結晶化領域 C領域:不要ラジカル成分を消滅させるためのプラズマ 消滅領域

【0022】このような3領域の連続により、A領域で の例えば1nm以下の成膜、B領域での当該成膜層の結 晶化、C領域での不要ラジカル成分消滅が繰り返される ことになる。

【0023】上記の場合、高周波電力の変調の周波数

(1/T) は、ラジカルの寿命が一般的にmsecオー ダーであることから、100Hz~1KHzの範囲内に 選ぶのが好ましい。

【0024】また、当該変調のデューティー比(図2中 の t1 /T) は、10~90%の範囲内に選ぶのが好ま しい。

【0025】また、髙周波電力のオン時点からパイアス 電圧のオン時点までの遅延時間 t s (図 2 参照) は、高 周波電力のオン期間 t: の10~90%の範囲内に選ぶ のが好ましい。

【0026】上記のような成膜方法の特徴を列挙すると 次のとおりである。

【0027】① 従来のプラズマCVD法では形成不可 能な低い成膜温度で結晶化薄膜を形成することが可能で ある。

【0028】② ラジカルの制御が可能であるため、バ ーティクルの少ない結晶化薄膜の形成が可能である。

【0029】③ 多結晶膜を得るための後処理(高温ア ニール、レーザーアニール等)が不必要になり、そのぶ

【0030】④ 仮にホルダ兼電極6に連続したパイア ス電圧を印加すると、基体2や膜が絶縁物の場合、イオ ンの入射によって膜表面が帯電してイオン照射ができな くなるが、上記のようにパイアス電圧を断続させる場合 はそれによって膜表面の電荷を逃がすことができるの で、安定したイオン照射が可能になる。

【0031】⑤ ホルダ兼電極6に印加する負のパイア ス電圧の大きさを選ぶことにより、膜の結晶化に必要な イオン照射エネルギーを確保すると共に、プラズマ18 【0019】また、ホルダ兼電極6に上記のような負の 30 中に存在する高速電子による膜内の損傷発生を防ぐこと ができる。

> 【0032】⑥ 非常に薄い膜の形成とそれの結晶化と が繰り返されることになるので、熱処理による結晶化に 比べて、膜表面の平滑性が大幅に向上する。

> 【0033】より具体的な実施例を説明すると、次のよ うな条件で基体2の表面にシリコン膜を形成した。

【0034】基体2:100mm角基板

電極6、8のサイズ:300mm角

基板と電極8間の距離:50mm

40 原料ガス16:10%SiH4/He

成膜時の真空容器内ガス圧:5×10-7Torr

基板温度:250℃

元となる高周波周波数:13.56MHz

断続変調の周波数:800Hz

デューティー比:20%

高周波電力の大きさ:200W

負パイアス電圧の遅延時間 t: :0.3msec

負パイアス電圧の大きさ:100V

【0035】その結果、平滑性が従来の約100分の1 (小さいほど平滑性が良い)で膜質も良好な多結晶シリ コン膜が形成できた。

[0036]

【発明の効果】以上のようにこの発明によれば、上記のような断続変調をかけた高周波電力を用いることで、良質な膜形成に寄与するラジカルの優先生成および不必要なラジカルの抑制が可能になり、パーティクルの発生を抑制することができる。

【0037】しかも、ホルダ兼電極に上記のような負のパイアス電圧を印加することで、基体の表面近傍にできるシース領域内のイオンが膜に衝突するエネルギーを利 10用して、低温成膜においても、膜の結晶化を促進させることができる。その結果、多結晶膜を得るための後処理が不必要になり、そのぶん工程を簡略化することができる。

【0038】また、非常に薄い膜の形成とそれの結晶化とが繰り返されることになるので、熱処理による結晶化に比べて、膜表面の平滑性が良好な結晶化薄膜を形成す

ることができる。

【図面の簡単な説明】

【図1】この発明の実施に用いたプラズマCVD装置の一例を示す概略図である。

6


【図2】図1の装置における高周波電力とパイアス電圧の一例を示す図である。

【図3】従来のプラズマCVD装置の一例を示す概略図である。


【符号の説明】

- 2 基体
 - 4 真空容器
 - 6 ホルダ兼電極
 - 8 放質電極
 - 14a 高周波電源
 - 18 プラズマ
 - 24 パイアス電源


[図1]



【図3】



【図2】



* NOTICES *

, e - e 14,

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

Bibliography.

(19) [Country of Issue] Japan Patent Office (JP)

- (12) [Official Gazette Type] Open patent official report (A)
- (11) [Publication No.] JP,6-291048,A.
- (43) [Date of Publication] October 18, Heisei 6 (1994).
- (54) [Title of the Invention] The thin film formation method.
- (51) [The 5th edition of International Patent Classification]

H01L 21/205

C23C 16/50

8116-4K.

[Request for Examination] ****

[The number of claims] 2.

[Mode of Application] FD.

[Number of Pages] 4.

- (21) [Filing Number] Japanese Patent Application No. 4-200220.
- (22) [Filing Date] July 2, Heisei 4 (1992).
- (71) [Applicant]

[Identification Number] 000003942.

[Name] Nisshin Electric Co., Ltd.

[Address] 47, Umezu Takaze-cho, Ukyo-ku, Kyoto-shi, Kyoto.

(72) [Inventor(s)]

[Name] Kirimura Hiroya.

[Address] 47, Umezu Takaze-cho, Ukyo-ku, Kyoto-shi, Kyoto Inside of Nisshin

Electric Co., Ltd.

(72) [Inventor(s)]

[Name] Kuwahara **.

[Address] 47, Umezu Takaze-cho, Ukyo-ku, Kyoto-shi, Kyoto Inside of Nisshin

Electric Co.; Ltd.

(74) [Attorney]

[Patent Attorney]

[Name] Yamamoto Keiji.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

Summary.

(57) [Abstract]


[Objects of the Invention] The thin film formation method that it can be based on a plasma CVD method, and generating of particle can be suppressed, and membranous crystallization can be promoted also in low-temperature membrane formation is offered.

[Elements of the Invention] The RF power to which the modulation which makes it intermittent from RF-generator 14a between a discharge electrode 8 and a electrode holder-cum-the electrode 6 to the RF signal which becomes origin was applied is supplied. And the negative bias voltage which is intermittent



synchronizing with intermittence of the above-mentioned RF power is impressed to a electrode holder-cum-the electrode 6 from bias power supply 24.

[Translation done.]



[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS



[Claim(s)]

[Claim 1] In the thin film formation method which forms a thin film on the surface of a base by the plasma CVD method for generating plasma by the high frequency discharge between a electrode holder-cum-the electrode holding a base, and the discharge electrode which counters this The thin film formation method characterized by impressing the negative bias voltage which is intermittent to a electrode holder-cum-the aforementioned electrode synchronizing with intermittence of the RF power concerned while supplying the RF power to which the modulation which makes it intermittent between the aforementioned discharge electrode and a electrode holder-cum-an electrode to the RF signal which becomes origin was applied.

[Claim 2] The thin film formation method according to claim 1 which has duty ratio in 10 - 90% of within the limits, and has the "on" period of the aforementioned bias voltage in the "on" period of the aforementioned RF power within the limits whose frequency of the modulation of the aforementioned RF power is 100Hz - 1kHz, and has the time delay of the ON point in time of the aforementioned RF power to the ON time of the aforementioned bias voltage within the limits of 10 - 90% of the "on" period of the aforementioned RF power.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

[Detailed Description of the Invention]
[0001]

[Industrial Application] This invention relates to the thin film formation method which forms thin films, such as for example, a silicon film, on the surface of a base by the plasma CVD method which used the high frequency discharge. [0002]

[Description of the Prior Art] Drawing 3 is the schematic diagram showing an example of conventional plasma CVD equipment. This equipment made a electrode holder-cum-the electrode 6 and discharge electrode 8 holding the base (for example, substrate) 2 which is going to form membranes counter in the so-called parallel monotonous vacuum housing 4 by which evacuation is carried out with the evacuation equipment which is the thing of type (an alias, capacity-coupling type), and is not illustrated, and is contained. The base 2 on a electrode holder-cum-the electrode 6 is heated at a heater 10.

[0003] A electrode holder-cum-the electrode 6 is grounded, RF generator 14 is connected to the discharge electrode 8 through the matching box 12, and RF power is supplied between two electrodes 6 and 8 from this RF generator 14. This RF power is the continuous sine wave conventionally, and the frequency is usually 13.56MHz.

[0004] In such equipment, while carrying out evacuation of the vacuum housing 4, necessary material gas (for example, mixed gas of silane (SiH4) gas and hydrogen (H2) gas) is introduced there. And if RF power is supplied from RF generator 14 between an electrode 6 and 8, a high frequency discharge will arise between two electrodes 6 and 8, material gas 16 will be plasma-ized (18 shows the plasma), and a thin film (for example, silicon thin film) will be formed in the front face of a base 2 of this.

[0005]

[Problem(s) to be Solved by the Invention] However, there are the following problems in the above conventional membrane formation methods.

[0006] ** Since mere RF power is only supplied between an electrode 6 and 8, generating of the state of plasma 18 and the particle (dust) accompanying unnecessary radical generation which it divides, and control of the radical in it (active species) cannot be performed, therefore poses a problem by CVD cannot be suppressed.

[0007] ** It cannot suppress that the negative charged particle in plasma 18 gathers, and it adheres to a base 2 as particle.

[0008] ** In low-temperature membrane formation, since the energy for causing crystallization of the film formed in the front face of a base 2 is not fully given to a film, membranous crystallization is not expectable. In order to obtain a crystallization film, heat treatment of elevated-temperature annealing, laser annealing, etc. is needed after membrane formation, and a process increases that much.

[0009] Then, this invention sets it as the main purpose to offer the thin film formation method that it can be based on a plasma CVD method, and generating of particle can be suppressed, and membranous crystallization can be promoted also in low-temperature membrane formation.

[0010]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, the thin film formation method of this invention is characterized by impressing the negative bias voltage which is intermittent to a electrode holder-cum-the aforementioned electrode synchronizing with intermittence of the RF power concerned while supplying the RF power to which the modulation which makes it intermittent between the aforementioned discharge electrode and a electrode holder-cum-an electrode to the RF signal which becomes origin was applied.

[0011]

[Function] The radical which contributes to forming a good film into plasma, and the radical which is unnecessary for film formation and causes particle are intermingled. Generally, the life of the former is comparatively long and the life of the latter is comparatively short. Then, by using the RF power to which the

intermittence modulation was applied as mentioned above, the radical priority generation and the unnecessary radical suppression which contribute to good film formation are attained, and generating of particle can be suppressed by this. [0012] Moreover, since the ion in the sheath field made near the front face of a base by impressing negative bias voltage to a electrode holder-cum-an electrode as mentioned above is accelerated by bias voltage and it collides with a base front face, also in low-temperature membrane formation, membranous crystallization can be promoted by the energy.

[0013]

[Example] Drawing 1 is the schematic diagram showing an example of the plasma CVD equipment used for implementation of this invention. The same sign is given to the same as that of the conventional example of drawing 3, or a corresponding portion, and difference with the conventional example concerned is mainly explained below.

[0014] In this example, RF-generator 14a which consisted of a RF signal generator 20 which can be made to generate the RF signal of arbitrary waves instead of conventional RF generator 14, and RF power amplification 22 which carries out power amplification of the RF signal from it is used. And it is made to supply by this, between the discharge electrode 8 which mentioned above the RF power to which the modulation which makes it intermittent a period T to the RF signal which becomes origin was applied, and a electrode holder-cum-the electrode 6, as shown in drawing 2.

[0015] Although the RF signal which becomes the origin of this is a 13.56MHz sinusoidal signal like for example, the conventional example, it is not limited to this.

[0016] Furthermore, bias power supply 24 is inserted between a electrode holder-cum-the electrode 6, and a ground, and it is made to impress the negative bias voltage which is intermittent synchronizing with intermittence of the above-mentioned RF power by this, as shown in a electrode holder-cum-the electrode 6 at drawing 2. The "on" period of this bias voltage is "on" period t1 of RF power. It



is inside and bias voltage is turned off simultaneously with OFF of RF power. [0017] The size of this negative bias voltage is ****ed within the limits of 10V-1kV. [0018] It is for example, SiH4+helium to material gas 16. When mixed gas is used, it is unnecessary for SiH3 radical with a comparatively long life which contributes to forming a good silicon film into plasma 18, and film formation, and SiH2 radical with a comparatively short life and SiH radical leading to particle are intermingled. Then, when the RF power to which the above intermittence modulations were applied is used, inside [of the radical generated in "on" period t1 of RF power (refer to drawing 2)] and SiHwith comparatively long life3 radical is "off" period t2. Although inside is also maintained, SiH2 radical with a comparatively short life and a SiH radical are "off" period t2. If it becomes, it will disappear for a short time. The radical priority generation and the unnecessary radical suppression which contribute to good film formation by this are attained, and generating of particle can be suppressed.

[0019] Moreover, since the ion in the sheath field made near the front face of a base 2 by impressing the above negative bias voltage to a electrode holder-cumthe electrode 6 (for example, helium ion) is accelerated by bias voltage and it collides with the front face of a base 2 (i.e., since an operation like ion irradiation is carried out), also in low-temperature membrane formation, crystallization of the film of the front face of a base 2 can be promoted by the energy of this ion.
[0020] If it collects, the three following fields of A, B, and C will be formed by using the above RF power and bias voltage. This corresponds to A, B, and C in drawing 2.

[0021] Area A: The plasma disappearance field for extinguishing the ion irradiation by the membrane formation field area B:negative bias voltage by the good-quality radical chisel with which the unnecessary radical component was suppressed, and a crystallization field C field:unnecessary radical component [0022] Unnecessary radical component disappearance at area A, for example, membrane formation of 1nm or less, crystallization of the membrane formation layer concerned in area B, and C field, will be repeated by continuation of such

three fields.

[0023] Since a life with the radical frequency (1/T) of the modulation of RF power is generally msec order in the above-mentioned case, it is desirable to choose within the limits of 100Hz - 1kHz.

[0024] Moreover, as for the duty ratio (t1 / T in drawing 2) of the modulation concerned, it is desirable to choose it as 10 - 90% of within the limits.

[0025] Moreover, the time delay t3 (refer to drawing 2) of the ON point in time of RF power to the ON time of bias voltage is "on" period t1 of RF power. It is desirable to choose it as 10 - 90% of within the limits.

[0026] It is as follows when the features of the above membrane formation methods are enumerated.

[0027] ** It is possible to form a crystallization thin film at the low membrane formation temperature which cannot be formed by the conventional plasma CVD method.

[0028] ** Since radical control is possible, formation of the few crystallization thin film of particle is possible.

[0029] ** The after treatment (elevated-temperature annealing, laser annealing, etc.) for obtaining a polycrystal film becomes unnecessary, and can simplify a process that much.

[0030] ** Although a film front face is charged and ion irradiation becomes impossible by the incidence of ion when a base 2 and a film are insulators it it impresses the bias voltage which followed a electrode holder-cum-the electrode 6 temporarily, since the charge on the front face of a film can be missed by it when making bias voltage intermittent as mentioned above, the stable ion irradiation becomes possible.

[0031] ** While securing ion irradiation energy required for membranous crystallization by choosing the size of the negative bias voltage impressed to a electrode holder-cum-the electrode 6, injury generating in the film by the high-speed electron which exists in plasma 18 can be prevented.

[0032] ** Since formation of a very thin film and crystallization of that will be

repeated, compared with crystallization by heat treatment, the smooth nature on the front face of a film improves sharply.

[0033] Explanation of the more concrete example formed the silicon film in the front face of a base 2 on the following conditions.

[0034] Base 2: Size of 100mm angle substrate electrodes 6 and 8: Distance between 300mm angle substrate and an electrode 8: 50mm material gas 16: gas **in vacuum housing: at the time of 10%SiH4/helium membrane formation -- 5x10-2Torr substrate temperature: -- RF frequency: used as 250-degree-C dimension -- frequency [of a 13.56MHz intermittence modulation]: -- 800Hz duty ratio: -- size [of 20% RF power]: -- 200W negative bias voltage time delay t3: The size of 0.3msec negative bias voltage: 100V[0035] Consequently, membraneous quality has also formed the good polycrystal silicon film by about 1 (smooth nature is so good that it is small)/100 of the former [nature / smooth]. [0036]

[Effect of the Invention] As mentioned above, according to this invention, by using the RF power to which the above intermittence modulations were applied, the radical priority generation and the unnecessary radical suppression which contribute to good film formation are attained, and generating of particle can be suppressed.

[0037] And the ion in the sheath field made near the front face of a base can promote membranous crystallization also in low-temperature membrane formation using the energy which collides with a film by impressing the above negative bias voltage to a electrode holder-cum-an electrode. Consequently, the after treatment for obtaining a polycrystal film becomes unnecessary, and can simplify a process that much.

[0038] Moreover, since formation of a very thin film and crystallization of that will be repeated, compared with crystallization by heat treatment, the smooth nature on the front face of a film can form a good crystallization thin film.

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the schematic diagram showing an example of the plasma CVD equipment used for implementation of this invention.

[Drawing 2] It is drawing showing an example of the RF power in the equipment of drawing 1, and bias voltage.

[Drawing 3] It is the schematic diagram showing an example of conventional plasma CVD equipment.

[Description of Notations]

- 2 Base
- 4 Vacuum Housing
- 6 Electrode Holder-cum-Electrode
- 8 Discharge Electrode
- 14a RF generator
- 18 Plasma
- 24 Bias Power Supply


[Translation done.]


* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS





[Drawing 3]



[Translation done.]